Post-doctoral position in the INRIA ROMA project-team

Scheduling DAGs for memory footprint

Loris Marchal, Bora Uçar

Advisors:
Loris Marchal (chargé de recherche, CNRS),
Bora Uçar (chargé de recherche, CNRS).

Contacts:
Loris.Marchal@ens-lyon.fr, tel: 04 72 72 87 58, http://graal.ens-lyon.fr/~lmarchal/
Bora.Ucar@ens-lyon.fr, tel: 04 72 72 89 32, http://perso.ens-lyon.fr/bora.ucar/

Starting date:
February 1st, 2017 (or earlier)

Host team:
The postdoc will be carried out at the Inria team ROMA, within the LIP (Laboratoire de l'Informatique du Parallélisme, UMR CNRS - ENS Lyon - UCB Lyon 1 - INRIA 5668), located at the École normale supérieure de Lyon. ROMA is pursuing fundamental research on scheduling strategies and algorithm design for heterogeneous platforms, and direct solvers for sparse linear systems. The research activities of ROMA are organized around three themes, including one around combinatorial scientific computing and sparse direct solvers. The post-doc will be carried out with the supervision of Bora Uçar (CR1) and Loris Marchal (CR1) for a duration of 18 months.

Subject:
Parallel workloads are often modeled as tasks graphs that are directed and acyclic (DAGs), where nodes represent tasks and edges represent the dependencies between tasks. There is an abundant literature on task parallel graph scheduling where the objective is to minimize the total completion time, or makespan [7, 6]. However, as the size of the data to be processed increases, another objective is to minimize the memory footprint of the application. Modern computing platforms exhibit a complex memory hierarchy ranging from caches to RAM and disks and even sometimes to tape storage, with the classical property that the smaller the memory, the faster [4]. Thus, to avoid large makespan one must strive to keep the application memory footprint low, so as to avoid using low bandwidth memory as much as possible.

Each task in a task graph takes one or more input files, and generates one output file. To be executed, a task also requires an execution file. We consider the execution of the task graph on a single compute resource (a single processor and a single memory hierarchy), shared memory systems (multi/manycore processors, sharing one or two types of memory), and distributed memory systems (several nodes with their own memory, each node being a multi/manycore processor). All files have different sizes, and an execution of the application is defined by a traversal of the graph. The memory footprint of a traversal is the maximum amount of memory needed to store application files at any given time throughout the application execution. The question we study in this work is: How should the task graph be traversed so as to minimize the memory footprint?

We have looked at this problem in the context of multifrontal sparse direct solvers where the task graph is a tree. We proposed polynomial time algorithms for scheduling on single processor systems [5] and developed NP-completeness results for scheduling on shared memory systems [3]. We also studied the problem for a slightly broader class of graph, namely series-parallel graphs, for which we have designed an optimal algorithm. To tackle general graphs, a simple possibility is to transform a graph into a series-parallel graph, by adding fictitious dependencies, and then to apply the optimal algorithm for series-parallel graphs. Other heuristic solutions may be designed, possibly inspired by the literature in graph partitioning.

While the previous studies give us an insight on how to schedule a task graph on a single processor to minimize the memory footprint, our objective is to design scheduling strategies for parallel processing, to minimize the makespan when the memory is limited. We would like to tackle both the shared-memory and distributed-memory cases, although the second case adds a level of difficulty.
The objective of this post-doc is both to design memory-aware scheduling strategies for this problem and to implement and test them on task graphs coming from (dense or sparse) linear algebra, using both simulations (for example by using SimGrid [2] for the distributed memory systems) and real experiments relying on a runtime system such as starPU [1] (for the shared-memory case).

**Expertise/skills**

The candidate should have a strong expertise in algorithms and scheduling, and writing and speaking skills in English. An experience in linear algebra is appreciated but not required.

**References**


